

J10110  
10/010343  
12/01PATENT NUMBER and  
ISSUE DATE

## U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10010343	12/05/2001	257		2811	

\*\*APPLICANTS: Yegnashankaran Visvamohan; Padmanabhan Gobi;

\*\*CONTINUING DATA VERIFIED:

\*\* FOREIGN APPLICATIONS VERIFIED:

PG-PUB	DO NOT PUBLISH <input checked="" type="checkbox"/>	RESCIND <input type="checkbox"/>	
Foreign priority claimed		<input type="checkbox"/> yes <input checked="" type="checkbox"/> no	ATTORNEY DOCKET NO
35 USC 119 conditions met		<input type="checkbox"/> yes <input checked="" type="checkbox"/> no	072219-0261615 (P05089)
Verified and Acknowledged Examiner's initials			
TITLE : Integrated circuit and method of forming the integrated circuit having a die with high Q inductors and capacitors attached to a die with a circuit as a flip chip			

U.S. DEPT. OF COMM./PAT &amp; TM-PTO-435L (Rev. 12-84)

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G
ISSUE FEE		DRAWING		
Amount Due	Date Paid	Sheets Drwg.	Figs. Drwg.	Print Fig.
TERMINAL		Primary Examiner		
DISCLAIMER		PREPARED FOR ISSUE Application Examiner		
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:  DISK (CRF)  CD-ROM  
(Attached in pocket on right inside flap)